Docket No.: 071971-0015

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Customer Number: 20277

Shiro SAKIYAMA, et al.

Confirmation Number: CNF NO. 6689

Application No.: 10/511,165

Group Art Unit: 2811

Filed: October 14, 2004

Examiner: Not yet assigned

For: SEMICONDUCTOR INTEGRATED CIRCUIT

REQUEST FOR CORRECTED FILING RECEIPT

Mail Stop OFR Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Attached is a copy of the Filing Receipt received from the U.S. Patent and Trademark Office in the above-referenced application. It is noted that the Domestic priority data is incorrect. Attached is a copy of the Front Page of the Published International Application, which evidences that the Domestic Priority data should read: PCT/JP04/01942 02/19/2004. It is requested that a corrected filing receipt be issued.

Respectfully submitted,

McDERMOTT WILL & EMERY LLP

Michael E. Fogarty Registration No. 39,139

Please recognize our Customer No. 20277 as our correspondence address.

600 13th Street, N.W.

Washington, DC 20005-3096 Phone: 202.756.8000 MEF:blg

Facsimile: 202.756.8087 **Date: May 13, 2005**



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vinginia 22313-1450 www.mptu.gov

APPL NO.	FILING OR 371 (c) DATE	ART UNIT	FIL FEE REC'D	ATTY.DOCKET NO	DRAWINGS	TOT CLMS	IND CLMS
10/511.165	10/14/2004	2811	1250	71971-015	18	16	3

CONFIRMATION NO. 6689

20277 MCDERMOTT WILL & EMERY LLP 600 13TH STREET, N.W. WASHINGTON, DC 20005-3096 FILING RECEIPT

OC000000015503501

Date Mailed: 04/08/2005

Receipt is acknowledged of this regular Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please mail to the Commissioner for Patents P.O. Box 1450 Alexandria Va 22313-1450. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Shiro Sakiyama, Yawata-shi, Kyoto, JAPAN; Masayoshi Kinoshita, Settsu-shi, JAPAN; Masaya Sumita, Amagasaki-shi, JAPAN;

Power of Attorney: The patent practitioners associated with Customer Number 20277.

Domestic Priority data as claimed by applicant

This application is a 371 of PCT/JP04/01942 02/19/2003

Foreign Applications

JAPAN 2003-047418 02/25/2003

Projected Publication Date: To Be Determined - pending completion of Security Review

Non-Publication Request: No

Early Publication Request: No

RECEIVED

APR 1 3 2005

Title

Semiconductor integrated circuit

McDERMOTT, WILL & EMERY

LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184 Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Office of Export Administration, Department of Commerce (15 CFR 370.10 (j)); the Office of Foreign Assets Control, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

(12)特許協力条約に基づいて公開された国際出願

(19) 世界知的所有権機関 国際事務局



(43) 国際公開日 2004 年9 月10 日 (10.09.2004)

PCT

(10) 国際公開番号 WO 2004/077673 A1

(51) 国際特許分類7: H03K 17/687, 19/094, H01L 27/088

(21) 国際出願番号:

PCT/JP2004/001942

(22) 国際出願日:

2004年2月19日(19.02.2004)

(25) 国際出願の言語:

日本語

(26) 国際公開の言語:

日本語

(30) 優先権データ:


特願2003-047418 2003年2月25日(25.02.2003) JF

- (71) 出願人 (米国を除く全ての指定国について): 松下電器産業株式会社 (MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.) [JP/JP]; 〒5718501 大阪府門真市大字門真 1 O O 6 番地 Osaka (JP).
- (72) 発明者; および
- (75) 発明者/出願人 (米国についてのみ): 崎山 史 朗 (SAKIYAMA, Shiro). 木下 雅善 (KINOSHITA, Masayoshi). 炭田 昌哉 (SUMITA, Masaya).

- (74) 代理人: 前田 弘, 外(MAEDA, Hiroshi et al.); 〒 5500004 大阪府大阪市西区靱本町 1 丁目 4 番 8 号 本町中島ビル Osaka (JP).
- (81) 指定国 (表示のない限り、全ての種類の国内保護が可能): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) 指定国 (表示のない限り、全ての種類の広域保護が可能): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), ユーラシア (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), ヨーロッパ (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU,

/続葉有/

- (54) Title: SEMICONDUCTOR INTEGRATED CIRCUIT
- (54) 発明の名称: 半導体集積回路



A...INFORMATION CONCERNING OPERATING POWER SUPPLY VOLTAGE (Vdd) OF MAIN CIRCUIT B...INFORMATION CONCERNING TARGET SATURATION CURRENT VALUE (Ids) OF TRANSISTOR OF MAIN CIRCUIT 1...SUBSTRATE POTENTIAL CONTROLLING CIRCUIT 2...MAIN CIRCUIT

(57) Abstract: A semiconductor integrated circuit comprises a main circuit (2) which is composed of a MOS transistor wherein a source and a substrate are separated from each other. A substrate potential controlling circuit (1) controls the substrate potential of the MOS transistor of the main circuit (2) so that the actual saturation current value of the MOS transistor which constitutes the main circuit (2) becomes equal to a target saturation current value (lds) of the main circuit (2) at the operating power supply voltage (Vdd). Consequently, even when the operating power supply voltage of the semiconductor integrated circuit is lowered, variations in the operating speed can be suppressed within a small range.

O 2004/077673 A1

MC, NL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

2文字コード及び他の略語については、定期発行される各PCTガゼットの巻頭に掲載されている「コードと略語のガイダンスノート」を参照。

添付公開書類:

一 国際調査報告書

⁽⁵⁷⁾ 要約: 半導体集積回路において、主回路2は、ソースと基板とが分離されたMOSトランジスタで構成される。 基板電位制御回路1は、主回路2を構成するMOSトランジスタの実際飽和電流値が、主回路2の動作電源電圧 Vddの下での目標飽和電流値Idsとなるように、主回路2のMOSトランジスタの基板電位を制御する。従っ て、半導体集積回路の動作電源電圧が低電圧化しても、動作速度のばらつきを小さく抑制できる。